


Analog Circuits
Prof. Jayanta Mukherjee
Department of Electrical Engineering
Indian Institute of Technology-Bombay

Week -02
Module -02

Non-Idealities in OPAMPs (Offset Voltage and Bias Current)

Hello, welcome to another module of this course analog circuits. In the previous module we had covered the non-idealities or we have just introduced to some of the non idealities that are present in an opamp like finite bandwidth, finite gain and also the what is known as the slew rate? In this module we should we shall consider some more of these non idealities so one more non ideality that designers face when dealing with an opamp is what is known as offset voltage?


(Refer Slide Time: 00:52)



We call in the first lecture I had mentioned that when you have a chip, there are some pins allotted for dc offset correction, so this correction is related to this concept of offset voltage. Now ideally when dc input voltage = 0 then dc output voltage should also be = 0, so in other words if we have an opamp connected like this V_o should be = 0 but in reality, this is not see this is what is known as offset voltage.

So, we can model this like this you know we have a opamp with a certain offset voltage present okay and this kind of appears at the output the problem with this is that in an inverting

configuration this input offset voltage gets amplified like this inverting amplifier will be like this.
(Refer Slide Time: 02:21)




Or even if suppose this we ground so $V_1 = 0$ then what happens is that V_O is simply $= V_{OS} (1 + \frac{R_F}{R_1})$ this is V_{OS} is in the non inverting configuration so we have an output voltage which is like this and the problem is that this V_{OS} is now amplified by this factor easy solution of this is of course to have some internal circuitry within the opamp to correct this input voltage.

So that moment circuit senses that there is some extra input voltage at the input it corrects it or there is some output voltage present there is some internal voltage itself generated which cancels this effect as if an external voltage is applied here something, so too just to mask the effect of this input voltage and internally generated voltage which is applied to the input that can correct this effect, but if we do not have that resource then a simple solution to that is to connect a capacitor in series with the resistance R_1 like this.


So, then the output voltage becomes something like this, so what you see is that when $S = 0$ that is at DC this V_O this is $= V_{OS}, S = 0$. So what has changed on the previous case? When the output was given like this so this is now only V_{OS} appears at the output there is no amplification, now this offset voltage is of a particular concern for integrated circuits the reason being in an integrator the circuit is given like this okay the output voltage for this configuration.

(Refer Slide Time: 05:32)



So this is the integrated circuit you have now have input offset voltage here, so this V_{os} will be given by $V_{os} 1 + 1$ upon CS upon R_1 so this implies in the time domain this V_{ot} will be given by $V_{os} + V_{os}$ upon $R_1 C$ times T , the very bad effect of this is as we can see from this equation is that as time progresses the output voltage keeps on increasing linearly with time which is a very dangerous effect, it might cause the output to get saturated by saturated I mean the output reaches its maximum value.

(Refer Slide Time: 07:22)




So to alleviate this problem or to at least ensure that output does not keep increasing linearly with time what is done is that if we have a resistance in shunt with the capacitor like this and by the way usually most capacitances have a certain R_f resistance in shunt so we do not always have

to explicitly add this resistance, so then what happens the V_{os} that is the output voltage it has an expression like this okay and this can be simplified to $V_{os} \frac{1+R_f}{R_1} \frac{1}{1+R_f C S}$

Now at dc S is $= 0$ and this V_{os} becomes $= R_f$ power, so at least you know the main problem in the previous case was that the output kept increasing linearly with time, now that will not happen of course there is a problem also here the problem is that this is not a perfect integrator anymore so that is a small problem but still it is at least the output does not get saturated.

(Refer Slide Time: 09:43)




So one more problem that arises or one more non ideality that we are going to discuss is, what is known as bias currents or input bias current? So just like you are you know input offset voltage which is an undesirable input voltage appearing at the input of the opamp you might also have some undesirable bias current appearing at the input of the opamp.

So suppose you have an opamp like this, so you have 2 bias currents I_{B1} and I_{B2} and for the first case let us see the example when $I_{B1} = I_{B2} = I_B$ say you have a inverting configuration let me describe this effect first so what you have is that any opamp for its operation needs certain input bias current.

Now we assume that as if the opamp when we discussed the opamp it was as if it was like this and then we added an AC signal by the way AC signal means any signal which is not DC usually


the signals that have to be amplified our AC signals, but then for its own operation it needs some DC bias current which is separate from the AC signal, now otherwise you know there is usually a separation between DC and AC components at the input but this DC bias currents that have been introduced have their own unique challenges.

(Refer Slide Time: 11:57)



Now once a challenge is that, let us see what happens if we have an inverting opamp little slightly expanded drawing of the opamp, so this is an opamp inverting configuration and your output V_o , without any input connected at this point will be given by R_F is = sorry will be = R time I_{B1} which is = $R I_{B2} R_F$, so because here no current is flowing to this resistance this I_{B1} has to flow through R_F and therefore V_o must be at $I_B R_F$, so you see that the V_o input bias current is present then V_o will continue from a high level.

(Refer Slide Time: 13:50)



Now to get rid of this what can be done is we can introduce a resistance R_3 in series with the non inverting input, so we have so the current flowing here is I_{B2} the voltage here is $-I_{B2} R_3$ if the voltage is $-I_{B2} R_3$ then it must be $-I_{B2} R_3$ here as well the current flowing here is the current flowing through this $-I_{B1}$ so therefore the current flowing is $I_{B2} R_3$ upon $R_1 - I_{B1}$.

So then V_o is this voltage - the voltage drop across this resistance which is $-I_{B2} R_3 - I_{B2} R_3$ upon $R_1 - I_{B1}$ time R_F which is nearly = I_B into R_F - now if $R_F - R_3 \frac{1+R}{R_1} = 0$, then this implies R_3 is = $R_1 R$ upon $R_1 + R$ so if this condition is satisfied then this implies V_o will be = 0 so by suitable adjusting R_3 we can ensure that V_o is = 0, of course here we are assuming one thing that these bias current I_{B1} and I_{B2} are the same.

(Refer Slide Time: 16:57)

$$\begin{aligned}
 \text{Suppose, } I_{os} &= I_{B1} - I_{B2} \\
 I_{B1} &= I_B + \frac{I_{os}}{2}, \quad I_{B2} = I_B - \frac{I_{os}}{2} \\
 I_B &= \frac{I_{B1} + I_{B2}}{2} \\
 V_o &= -I_{B2} R_3 + R_2 \left(I_{B1} - \frac{I_{B2} R_3}{R_1} \right) \\
 &= +I_{os} R_2 \ll \cdot
 \end{aligned}$$

Suppose they are not the same suppose there is a slight difference between the 2 bias currents, so then so suppose we have so then I_{B1} is given as $I_B + I_{os}$ upon 2 and I_{B2} is $= I_B - I_{os}$ upon to here we have defined I_B is $= I_{B1} + I_{B2}$ to call to ok then V_o will be given by using the same technique that I described earlier R_2 which is $= -Y + I_{os} R_2$ which is still a small quantity especially if we consider that the difference between I_{B1} and I_{B2} is very small it is usually the case then the output voltage due to the bias currents will still be very small.

So in this lecture, we covered 2 more non idealities related to opamps one was the OD offset voltage and the DC bias currents, both produce some undesirable effects as well this is more so for the DC especially very bad for the integrator case when the presence of a DC offset voltage caused the output to increase linearly with time and we also studied some of the methods to alleviate these problems in the next module.

We shall be covering what we call bode plots these are some important tools which are used to analyze the frequency response of various systems not just analog circuits and we shall see that these bode plots are an important tool they create is simplify the frequency analysis so that is what we will cover in the next lecture, thank you.