


VLSI Physical Design
Prof. Indranil Sengupta
Department of Computer Science and Engineering
Indian Institute of Technology, Kharagpur

Lecture – 60
Gate Level Design for Low Power (Part 1)

So, in this lecture we shall be looking at some of the techniques to reduce power at the level of gates at the gate level. There are many interesting techniques which you can use by analyzing the signal activities that take place at the level of gates. So, we shall be looking at some of the quite commonly used approaches in this regard fine.

(Refer Slide Time: 00:43)



The slide is titled "Introduction" and contains the following text:

- Here we shall discuss various techniques for reducing power in gate-level designs.
- Most of these methods can be integrated in the synthesis tools and incorporated during the design stage itself.
- Present-day emphasis:
 - Power aware design from the early stages of synthesis.
 - Simplifies the problem later.

At the bottom of the slide, there are logos for "IIT KHARAGPUR" and "NPTEL ONLINE CERTIFICATION COURSES". A small video inset in the bottom right corner shows a man speaking.

So, we shall look at as I said various techniques for reducing power; for designs which are expressed at the level of gates means here we may not be directly looking at the level of transistors where in some approaches of course, we shall be looking at, but in some of the approaches we shall be means creating an abstraction, we shall be looking only at the gates without going into the transistor level details.

So, even at the level of gates we can do some analysis, and you can do some restructuring thereby we can reduce the power consumption. Now the advantage of these gate level design techniques for reducing power is that, these methods can be quite easily integrated as part of the synthesis tools, like the cat tools which are there these can be integrated there itself and of course, one very important design principle that is being

followed is that, you try and incorporate power aware design philosophy from the very beginning, do not wait till your others things have been done only at the end you are you start thinking about power do not do that.

Even from the very high level starting from the behavior description itself, you keep at the back of your mind that your final circuits as to be power aware as to consume less power, unnecessarily power consumption should be stopped; these are the things that have to be kept in mind; this will simplify the problem later of course, yes.

(Refer Slide Time: 02:33)

Average power considering separately the pull-down and pull-up networks.

$$P_{avg} = \frac{1}{T} \left[\int_0^{T/2} (V_{DD} - V_{out}) (C_{load}) \left(\frac{dV_{out}}{dt} \right) dt + \int_{T/2}^T (V_{out} - V_{DD}) (C_{load}) \left(\frac{dV_{out}}{dt} \right) dt \right]$$

So, just recalling the power consumption in a CMOS network; so I have this pMOS cMOS this ground this V DD well. Here I am just showing that earlier I had shown only the load capacitance, but in practice this capacitance will be some of several things the sigma C input is the load capacitance, which is due to the driving of the gate of the other transistors. There can be the parasitic capacitance of interconnects this long interconnection line, and also the drain capacitance of the local transistors. So, sum total of all of these that will be the effective load capacitance, then the output will be driving right. And well this is a simplified equation, I am assuming that in every cycle which is 0 to capital T, the output is been switched from let us say 0 to V out and then from V out to 0 that means, 1 if charging and discharging.

So, I am showing the power consumption average power consumption 1 by 2 in two parts. I am saying that for half the cycles 0 to T by 2. So, the voltage of this node is V

out. So, this is discharging, C load dV out $d t$ and in the other part you are charging. So, now, the voltage difference is V_{DD} minus V_{out} . So, if you take the sum total you will get the average power consumption over both the cycles charging and discharging.

(Refer Slide Time: 04:27)

The slide contains a circuit diagram of a 2-input NOR gate with inputs V_A and V_B , and output V_{out} . It also shows a timing diagram where V_A and V_B are square waves, and V_{out} is a square wave that is high only when both V_A and V_B are low. Below the diagrams is the text "Generalized expression for the average power dissipation" followed by the equation:

$$P_{avg} = \left(\sum_{i=1}^{n \text{ nodes}} \alpha_i C_i V_i^2 \right) V_{DD} f_{clk}$$

The slide footer includes the NPTEL logo and the text "NPTEL ONLINE CERTIFICATION COURSES".

And the other thing I want to also show with respect to this diagram is that you see you recall the average power dissipation expression.

So, we showed an expression earlier, which looked like $\alpha C V_{DD}^2$ into f frequency of clock. But now we are refining this equation a little bit, we are saying is that well V_{DD} into f clock is there of course, but here whenever we look at the charging and discharging of the capacitor, see it is not only the output node see all the other internal nodes of this gate; like here there is another junction out here. So, here also there will be an internal capacitance from this drain to ground, this is also not very negligible this also has to be considered.

So, whenever the inputs are changing, it is not only this load capacitance which is charging and discharging, but also the C internal which is charging and discharging; like for this example this is a 2 input nor gate, let us say V_A and V_B the 2 inputs are changing like this, V_A is going from 0 to high, V_B is going from high to low; so V_{out} internal. So, whenever V_A is conducting, so V_{DD} will come here. So, whenever V_A is conducting; that means, it is 0, so V_{DD} will be connecting here, it is 0 it is connecting

here the other time it will be 0, right. So, V internal will also be going through a charging and discharging phase.

So, C internal will also go through charging discharging. So, here you have to consider this charging discharging for all the nodes, not only the output node right. So, this is activity of the different nodes; activity of this node, activity of this node the corresponding capacitance and the corresponding voltage this is V out this is V internal. So, this will be a more accurate calculation of the power, right.

(Refer Slide Time: 06:39)

Considerations in Gate Level Design

- For low-power design, the signal switching activity of a circuit can be minimized by restructuring the circuit.
- While doing this, the area may increase.
- During this phase of logic minimization, the objective function to be minimized is:

$$\sum_i P_i(1 - P_i)C_i$$

where P_i is the probability that a node is at logic 1.

ST KHARAGPUR NPTEL ONLINE CERTIFICATION COURSES


Now, let us look at the gate level design considerations. So, at the level of gates we are mainly concentrating at the dynamic power consumption. So, we have seen that the main reason for dynamic power consumption and also the short circuits power is whenever the gate output is switching state 0 to 1, 1 to 0. So, some signal activity we have we want to estimate the amount of signal activity, that is possible in a circuits right. So, there is an objective function we shall be explaining this a little later, this objective function we shall basically come back to it; where C denote the capacitance of a node, P_i denote the probability, this P does not denote the power, but it is the probability that the logic value of a node is at logic 1.

You see let me talk about the justification P_i into $1 - P_i$; you see P_i is the probability that the node is at 1, and $1 - P_i$ is the probability that the node is at 0. Now at a node when there will be power consumption, when there will be a transition

right. Actually when there is a transition that the value of the node is sometimes high, and sometimes low, then only there will be a transition. So, what will be the probability of that? Probability of high is P_i and probability of low is $1 - P_i$, so I take the product of these $2 P_i$ into $1 - P_i$. If I take the product it means I am saying that this is the probability that the logic value of the node will be at 1, and also will be at 0 which means there is a transition or vice versa 0 and 1 right.


That is why I take the product of P_i and $1 - P_i$ that is the probability that there is a transition, multiplied by the capacitance value. So, if you take the sum total this will be the objective function that you want to minimize, because if I minimize this my dynamic power will also be minimum, fine.

(Refer Slide Time: 09:11)



So, there are many approaches which are used we shall be looking at some of this approaches one by one; technology mapping, phase assignment, pin swapping, Glitching power handling etcetera we shall be seeing these methods.

(Refer Slide Time: 09:26)



(a) Technology Mapping

- While doing technology mapping, the first step is to decompose each logic function into two-input gates.
- The objective is to minimize the total power dissipation by reducing the total switching activity.
- An example is shown on the next slide.
 - A 4-input circuit.
 - The signal probabilities of the first two inputs (A and B) are assumed to be 0.2, while those of the next two (C and D) are assumed to be 0.5.


ST KHARAGPUR NPTEL ONLINE CERTIFICATION COURSES

The slide features a yellow background with a blue header and footer. A small video inset in the bottom right corner shows a man with glasses speaking.

So, let us start with the technology mapping approach. See what is technology mapping? During logic synthesis; so what is logic synthesis? Given a specification I want to generate either a gate level or a cell level circuit. Technology mapping means I have a library where some standard cells are already present; may be two input gates, multiplexers this kind of things. So, when I synthesize my basic building blocks must be taken from that library only, this is called technology mapping. I generate a netlist of cells, where the cells are picked up from the technology library, this process is called technology mapping, fine.

So, here assuming that my technology library consists of 2 input gates which is quite true of course, few other type of gates are also there. So, here we are trying to define an objective function, where we are minimizing or trying to minimize the total switching activity; because we know that the power consumption is greatly dependent on the switching activity. So, we illustrate the process with the help of an example. So, we take a 4 input circuit with input A B C and D. See the idea is as follows.

(Refer Slide Time: 11:06)



Let us say I have circuits there are 4 inputs A B C D. Now in this approach of course, there is an output, in this approach we are looking at the signal probabilities. So, I am assuming that the signal probability of the inputs A and B are 0.2 and 0.2 and C and D are 0.5 and 0.5 well. You can ask that how do I know these values? You see there can be some circuits from the output of which you are driving A, there can be some other circuit from where you are driving B, this circuits can determine that how frequently the output can be 1 output can be 0; there is a simple probability based calculation we shall be looking at it with respect to a block, that how this probability calculations are done.

So, 0.2 means the signal value at line A will be 1 with 20 percent probability will be 0 with 80 percent probability right. Similarly C and D will be equal 50 percent 50 percent, alright.

(Refer Slide Time: 12:25)


- How to estimate activity factor α ?
 - Let P_i denote the signal probability of node i , i.e. the probability that node i is at logic 1.
 - So, probability that node i is at logic 0 will be $(1 - P_i)$.
 - We estimate the activity factor of node i as:
$$\alpha = P_i (1 - P_i)$$
- For completely random data:
 $P_i = 0.5$ and $\alpha = 0.5 \times 0.5 = 0.25$
- In reality, data is not random.
 - Data propagating through AND and OR gates have lower activity factors.

So, the estimation of the activity factor this is important. So, here we are saying P_i will denote the signal probability and node i as we have just explained some time back, we use this notation P_i to denote the signal probability of node i which means what is the probability that the particular line will be at logic 1.

So, the probability that the node is at logic 0 will be 1 minus P_i , because the total probability has to be 1. So, activity factor from the consideration I explained just now sometime back, α_i we defined as the product of P_i and 1 minus P_i , because there will be an activity whenever the node will be at 1 and also will be at 0, then only there will be a transition right. So, when the data which is coming is totally random, which means they are equally 0 or 1 the probabilities are equal. So, there is a 0.5 probability it is 1, and 0.5 probability it is 0 when the data is totally random.

So, for totally random data P_i will be 0.5 and hence α_i will be 0.25, but in real circuits data will not be totally random, so the activity factors will typically will be much less. So, we shall be working out a simple example.


(Refer Slide Time: 14:06)



Gate	Output Signal Probability
AND2	$P_A P_B$
OR2	$1 - (1 - P_A)(1 - P_B)$
NAND2	$1 - P_A P_B$
NOR2	$(1 - P_A)(1 - P_B)$
XOR2	$P_A(1 - P_B) + (1 - P_A)P_B$
AND4	$P_A P_B P_C P_D$
OR4	$1 - (1 - P_A)(1 - P_B)(1 - P_C)(1 - P_D)$

But before working out the example we look at how to compute the signal probability of the basic gates. See this equation may look a little complex, but the way they have been obtained are pretty simple consider a 2 input and gate.

(Refer Slide Time: 14:28)




This is the probability that the input will be at 1. So, what will be the probability P f? The probability output will be at 1, for an and gate output will be 1 if both the inputs are 1, so it will be the product of P A and P B right. Similarly if we look at an OR gate same way 2 inputs the signal probabilities are P A and P B.

So, what will be P f here? See for an XOR gate, when will be the output be 1 while the rule is at least 1 of the inputs are 1; but it is difficult to write down probability that way, it is easier to write the probability that when the output will be 0. Let us see that we indirectly the output will be 0 if both the inputs are 0 right. So, what is both the input are 0 means $1 - P_A$, $1 - P_B$. So, $1 - P_A$ multiplied by $1 - P_B$ this is the probability that f will be 0 right, but we want the probability f is 1, if this is the probability of f is 0, then $1 -$ of this will be the probability f will be 1, this whole thing will be probability f is 1. So, it follows like this right.

So, if you now look at the table you can justify the other ones; for a nand gate it will be just the reverse of and gate, the output of and gate will be 1 if both are 1 1, but nand gate will be 0. So, it will $1 -$ of this. Nor gate this $1 -$ will not be their; see XOR gate P_A is 1, but P_B is 0 or P_A is 0 and P_B is 1. For a 4 input and gate all the 4 are ones, 4 input or gate just an extension of these all 4 are 0, $1 -$ of that, right.

(Refer Slide Time: 16:41)



So, we shall be working out an example like this, I shall be showing you step by step evaluation. So, what we are basically saying is that, that I have a function which is a 4 input and, but my technology library as only 2 input. So, I can either partition my design like this or I can partition it like this. So, I do not know which 1 of them is better well; obviously, from the point of your delay, this one will be better because there are 2 levels

of gate delay, but here there are 3 levels of gate delay, delay will be more, but from power consumption point of view which one is better let us see.

So, I have assumed that the signal probabilities are like this 0.2, 0.2, 0.5, 0.5, let us work out.

(Refer Slide Time: 17:31)

$P_A = 0.2$
 $P_B = 0.2$
 $P_C = 0.5$
 $P_D = 0.5$

$P_E = P_A P_B = 0.04$
 $P_F = P_E P_C = 0.02$
 $P_G = P_F P_D = 0.01$

$\alpha_E = P_E (1 - P_E) = 0.0384$
 $\alpha_F = P_F (1 - P_F) = 0.0196$
 $\alpha_G = P_G (1 - P_G) = 0.0099$

First let us look at this alternative, the first way of mapping where delay is 3 units. So, we are estimating power. So, what we have assumed? We have assumed that the input signal probabilities are these 0.2, 0.2, 0.5 and 0.5. So, we first calculate the probability values of the other lines just using those tables. So, what will be P E it will be product of P A and P B.

So, let see P will be is an and two input and gate product of P A and P B just multiple 0.04. P F will be product of P E and P C 0.04 into 0.5 it is 0.02, and what is P G? P F multiplied by P D 0.02 multiplied by 0.01. So, we have calculated the signal probabilities. Now let us calculate the alpha I values the signal activity values; now alpha by a definition is defined as P multiplied by 1 minus P. So, on this line E alpha will be P into 1 minus P, P is already calculated. So, if you just substitute it will be this alpha F similarly will be this and alpha G will be this.

So, for this circuit, the sum of the signal activities if you just add them up, so total switching activity will be 0.0679 right; for this kind of an alternative.

(Refer Slide Time: 19:31)

$P_A = 0.2$
 $P_B = 0.2$
 $P_C = 0.5$
 $P_D = 0.5$

$\alpha_E = P_A \cdot P_B = 0.04$
 $\alpha_F = P_C \cdot P_D = 0.25$
 $\alpha_G = P_E \cdot P_F = 0.01$

$\alpha_E = P_A \cdot (1 - P_B) = 0.0384$
 $\alpha_F = P_C \cdot (1 - P_D) = 0.1875$
 $\alpha_G = P_E \cdot (1 - P_F) = 0.0099$

Total switching activity = $0.0384 + 0.1875 + 0.0099 = 0.2358$

But now suppose we map the gate in this way, where the gates are in 2 level obviously, delay is less the gate will be faster, but with respect to power let us see, the same probability values. Now P values will be like this, P will be similarly P A P B 0 4, P F will be P C into P D 0.25, P G will be P into P F 0.01.

So, if you calculate now alpha E alpha F and alpha G, you will see the values are coming like this, but the value of alpha F is significantly higher right; and the total signal activity is also much larger in the earlier case it was about 0.06 something right, here it is 0.23. So, from the point of view of power dissipation, this is a very bad technology mapping.


So, what we are saying is that normally during technology mapping so far, we did not look at power; we simple looked at the delay how fast the circuit can work, but now there is an additional parameter, during technology mapping you can have another objective function, which will calculate the sum total of the signal activities, the activity factors alpha I; and tell you among multiple alternatives, which one is better with respect to power, also you know which one is better with respect to delay, then it is a tradeoff that you will have to decide that what is your objective fine.

(Refer Slide Time: 21:12)


(b) Phase Assignment

- Basic idea:
 - Gates are moved across functional blocks if an input node has high activity.
 - May require restructuring of the circuit using rules of Boolean algebra.


High activity nodes



High activity node




ST KHARAGPUR NPTEL ONLINE CERTIFICATION COURSES



There is another technique which talks about something called phase assignment; here you can move a gate across functional blocks to reduce the activity. I am giving a very simple example, here we have a gate level circuit; just 2 gates, which computes the function $A \bar{B}$, you see there is an inverter on input A. Let us assume that this line A is a high activity node where there is lot of signal activities, the value of P_A is higher. So, because P_A is higher, the output of this inverter will also have a higher value of p , because for every transition in the input there will be a transition in the output right.


But suppose I make a technology mapping of this circuits like this So, that I modify this and gate into a nor gate and I change my input B from B to \bar{B} , such that my output function remains the same right? But what I have achieved is that earlier there are 2 nodes that were high activity, but now there is a single node which is high activity right. So, naturally my power consumption will be reduced. So, we try to move gates around in sections of the circuit, where some higher activities are envisaged and you try to reduce the sum total of the these activities factor again αI values, by moving the gates around restructuring gates, using boolean algebra rules to change the functional wave like here we have modified an and gate into a nor gate just like that right, fine.

(Refer Slide Time: 23:11)



Let us take another example say a multiplexer; suppose I have a 2-to-1 multiplexer, where the 2 inputs A and B, A is inverted, and incidentally let us suppose A is a high activity node. So, the output of this node gate will also be high activity. So, what I do I modify the circuits. So, I put the, I take out the inverter from here I put the inverter on line B and also I put an inverter on the output. So, functionally my multiplexer remains the same, because there will be two inversions. But what I have achieved instead of 2 high activity nodes, now I have a single high activity node; because output whatever it was a it remains same there is no change right. So, these are some simple examples which show that you can make some changes in your circuit netlist and also some functional blocks you can modify so as to reduce the signal activities, right.

(Refer Slide Time: 24:15)




(c) Pin Swapping

- In a CMOS gate, the impact of the switching activity of an input on the power dissipation depends on the position of the input.
 - Inputs with higher switching activities can be moved to positions where the impact on power dissipation is less.
- An example is shown on the next slide for a CMOS 4-input NAND gate.

ST KHARAGPUR NPTEL ONLINE CERTIFICATION COURSES

Let us look at some more techniques; there is a technique called pin swapping, you see this is an interesting thing so far we have not considered this at all like what I am saying is something like this take a multi input gate, suppose I have a 4 input nand gate let say.

(Refer Slide Time: 24:46)




Normally when we have a multi input gate so, we connect ABCD like this, suppose we have another scenario same gate, but we connect the gates like say ADCB. Now because the nand function is commutative, where you can easily say that these two are equivalent, these two are equivalent functionally of course; but you may also be tempted

to think that well functionally they are equivalent, power dissipation wise also they should be equivalent because if there is a signal activity in one of these, there will also be signal activity in the other one and vice versa.

But in fact, in CMOS this does not always happen this is interesting. So, here what we says is that the impact of the switching activity of a gate input with respect to power dissipation, depends on the relative position of the input . So, now, we have another design flexibility or parameter, we can put the higher activity nodes to the inputs, whose impact on power dissipation is the least.

(Refer Slide Time: 26:18)



So, we are explaining this with the help of an example here; we take a 4 input nand function. So, the inputs we have connected are as follows d c b a, and this slide shows red means maximum activity, this lighter shade means less activity, which means the alpha value for d is the highest alpha value for a is the lowest.

Now, the observation here is follows; you see here we have only shown the load capacitance here, but as I had said there will be an capacitance with each of these intermediate nodes. So, if this node d switches very fast this is red, then due to some leakage current here or whenever this was on, this capacitance charging discharging will also be quite high alright. Because there will be a conducting path through here for some time. Similarly c is also quite frequently switching, so there will be times when both d and c will be conducting, and this capacitance will also be charging and discharging.

But if we put it the other way round, the least active input you put at the top. So, this transistor will be mostly non-conducting. So, even if the lowest transistor is very heavily switching, so the current switching and charging discharging impact will be the least. Because it is just down this track, lowest down these stack right. So, this is one design philosophy you can adopt, where looking at the signal activity of the input you can push the highest activity node to the lowest input like here a b c d will be a better input assignment, rather than d c b a.

So, with this we come to the end of this lecture, now in the next lecture we shall be looking at some more techniques at the level of gates by which you can control or reduce the power consumption in the circuit.

Thank you.