NPTEL Video Course : NOC:VLSI Design Flow: RTL to GDS
Lecture 22 - Logic Synthesis using Yosys
Home
Previous
Next
Thumbnails