NPTEL Video Course : NOC:Digital Design with Verilog

Lecture 15 - Multi-level Logic Minimization-Kernels Extraction