NPTEL Video Course : NOC:Digital Design with Verilog

Lecture 14 - Multi-level Logic Minimization